



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/697,897	10/30/2003	Harm Peter Hofstee	AUS920030402US1	9220
40412	7590	07/07/2006	EXAMINER	
IBM CORPORATION- AUSTIN (JVL)				IWASHKO, LEV
C/O VAN LEEUWEN & VAN LEEUWEN				
PO BOX 90609				
AUSTIN, TX 78709-0609				ART UNIT PAPER NUMBER
				2186

DATE MAILED: 07/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/697,897	HOFSTEE ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Lev I. Iwashko	2186	

*-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --*

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 10 March 2006.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-29 is/are pending in the application.
  - 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-29 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 30 October 2003 is/are: a) accepted or b) objected to by the Examiner.
 

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
    - a) All    b) Some \* c) None of:
      1. Certified copies of the priority documents have been received.
      2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
      3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____. | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
|   | 6) <input type="checkbox"/> Other: _____.                                   |

## **DETAILED ACTION**

### ***Response to Amendment***

1. The amendments to Claims 1, 8, 11, 13, 18, 20 and 25 have been acknowledged.
2. The cancellation of Claims 9, 10, 12, 14, 19, and 21 has been acknowledged.
3. Claims 1-8, 11, 13, 15-18, 20, 22-29 stand rejected.

### ***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.
5. Claim 1 is rejected under 35 U.S.C.103(a) as being unpatentable over McCrory (International Publication WO 98/19238), further in view of Kumaki et al. (US Patent 5,481,726) and Foster et al. (US Patent 5,410,654).

McCrory teaches the following limitations of claim 1:

- Claim 1. (AMENDED) A memory shared by a plurality of heterogeneous processors, comprising: (*Abstract, lines 1-7*)
- the shared memory; (*Abstract, lines 5-7*)
  - wherein the shared memory is accessible (*Page 1, lines 25-30 – State that the processors see the same memory space. Page 8, lines 24-25*)
  - by one or more first processors that are adapted to process a first instruction set; (*Page 4, lines 23-25 – State that there is a “first type of code designed to run on a first type of processor or family of processors*)

- wherein the shared memory is accessible (*Page 1, lines 25-30 – State that the processors see the same memory space. Page 8, lines 24-25*) by one or more second processors that are adapted to process a second instruction set. (*Page 4, lines 25-27 – State that there is a “second type of code designed to run on a second type of processor or family of processors*)

McCrory's invention differs from the claimed invention in that there is no specific reference to the amended portion of the claim, which includes the two different processors being on one substrate.

McCrory fails to teach the amended portion of Claim 1, which reads as follows: “and wherein the shared memory, the first processors, and the second processors are included using an on chip coherent multi-processor bus.” However, Kumaki's invention states the following: “FIG. 5 is a block diagram of the multiprocessor system. This multiprocessor system is formed on a single substrate 88. Referring to FIG. 5, the multiprocessor system includes a control processor 20, a system bus 38 connected to control processor 20, a DCT processor 92, a quantization processor 94, and a VLC processor 96 respectively connected to system bus 38, and a main memory 90 connected to system bus 38 and used as a data buffer for each of processors 92, 94 and 96. Control processor 20 includes first, second and third interrupt request signal input terminals 40, 46 and 50, first, second and third interrupt request acceptance signal output terminals 42, 48 and 52, and an interrupt reservation signal input terminal 44 for receiving an externally applied interrupt reservation signal. DCT processor 92 includes an interrupt request signal output terminal 98 connected to first interrupt request signal input terminal 40, an interrupt request acceptance signal input terminal 100 connected to first interrupt request acceptance signal output terminal 42, and an interrupt reservation signal output terminal 102 connected to

interrupt reservation signal input terminal 44. Quantization processor 94 includes an interrupt request signal output terminal 104 connected to second interrupt request signal input terminal 46, and an interrupt request acceptance signal input terminal 106 connected to second interrupt request acceptance signal output terminal 48" (Column 11, lines 19-45). With the above having been stated, it is clear that each one of the processors taught in Kumaki would process different instructions. It would have been obvious to one of ordinary skill in the art, having the teachings of the "Heterogeneous System" of McCrory, Foster's "Interface", and Kumaki's "Information Processing System Having a Plurality of Processors" before him at the time the invention was made, to combine the inventions so that the processors would be on one substrate so that communication in the system would be quicker and more efficient.

6. Claims 2-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over McCrory (International Publication WO 98/19238), further in view of Kumaki et al. (US Patent 5,481,726) and Foster et al. (US Patent 5,410,654). McCrory teaches the limitations of Claims 2-5 as follows:

Claim 2. The shared memory as described in claim 1 further comprising: a memory map corresponding to the shared memory, wherein the memory map is shared between the first processors and the second processors. (*Page 13, lines 23-25 – State that each physical location in the memory space has an address which is common between the processors, which is the definition of a memory map*)

Claim 3. The shared memory as described in claim 2 further comprising: an operating system that operates on one of the first processors, the first processor controlling the memory map. (*Page 13, lines 19-25 – State that an operating system controls the processors which see the same memory space which is common between all the processors*)

- Claim 4. The shared memory as described in claim 1 wherein each second processor further comprises:
- a synergistic processing unit; (*Page 8, lines 18-19 – Intel Pentium 133 MHz and Intel X86 are examples of microprocessors*)
  - a local storage; (*Page 13, line 2 – Mentions a memory cache, which is a type of local storage*)
  - and a memory management unit, the memory management unit including a direct memory access controller. (*Page 13, lines 26-28 – Declares that all the processors are controlled by a heterogeneous symmetric multi-processing operating system*)

- Claim 5. The shared memory as described in claim 4 wherein at least one of the second processors use the direct memory access controller to access the shared memory. (*Page 14, line 3 – States that the second processor can utilize the controller*)

7. Claim 6 is rejected under 35 U.S.C.103(a) as being unpatentable over McCrory as applied to claims 1 and 4 above, further in view of Parrish et al. (US Patent 5,117,350), Kumaki et al. (US Patent 5,481,726) and Foster et al. (US Patent 5,410,654).

McCrory and Kumaki teaches the limitations of claims 1 and 4 for the reasons above.

McCrory and Kumaki's inventions differ from the claimed invention in that there is no specific reference dividing the local memory into public and private storage.

McCrory and Kumaki fail to teach claim 6, which states “the local storage is divided into a private storage and a non-private storage”. However, Foster's invention discloses a “there is a disclosed multiprocessor system having a shared memory and a local memory for each processor” (Column 19, lines 19-22). It would have been obvious to one of ordinary skill in the art, having the teachings of the “Heterogeneous System” of McCrory, Foster's “Interface”,

Kumaki's "Information Processing System Having a Plurality of Processors", Foster's "Interface" and Parrish's "Memory Address Mechanism" before him at the time the invention was made, to make use of the a local memory divided into private and non-private parts, in order to provide the computer with faster and more efficient access to the memory.

8. Claim 7 is rejected under 35 U.S.C.103(a) as being unpatentable over McCrory as applied to claims 1, 4 and 6 above, further in view of Parrish et al. (US Patent 5,117,350), Kumaki et al. (US Patent 5,481,726) and Foster et al. (US Patent 5,410,654).

McCrory, Kumaki, and Foster teach the limitations of claims 1, 4 and 6 for the reasons above.

McCrory and Kumaki's inventions differ from the claimed invention in that there is no specific reference to the non-private storage in reference to the shared memory.

McCrory and Kumaki fail to teach claim 7, which states "The shared memory as described in clam 6 wherein the non-private storage is included in the shared memory." However, Parrish's invention discloses that "Remote Global Memory can be configured as being dedicated to each node, or areas can be assigned as common or shared areas" (Column 10, lines 34-37). Foster also discloses a "there is a disclosed multiprocessor system having a shared memory and a local memory for each processor" (Column 19, lines 19-22). It would have been obvious to one of ordinary skill in the art, having the teachings of the "Heterogeneous System" of McCrory, Foster's "Interface", Kumaki's "Information Processing System Having a Plurality of Processors", Foster's "Interface" and Parrish's "Memory Address Mechanism" before him at the time the invention was made, to make use of the a include the non-private storage in the

shared memory in order to give more options for accessibility to the memories, thereby making the system more efficient.

9. Claim 8 is rejected under 35 U.S.C.103(a) as being unpatentable over McCrory as applied to claim 2 above, further in view of Brown (NPL Doc “The Design of ARMphetamin 2”, by Julian Brown – henceforth known as “Brown”), Foster et al. (US Patent 5,410,654) and Kumaki et al. (US Patent 5,481,726).

McCrory teaches the limitations of claims 2, 11, and 18-19 for the reasons above.

McCrory’s invention differs from the claimed invention in that there is no specific reference to any of the regions mentioned in the said claims.

McCrory fails to teach claims 8, 14, and 21, which state “the memory map includes a plurality of regions, wherein at least one of the regions is selected from the group consisting of an external system memory region, a local storage aliases region, a TLB region, an MFC region, an operating system region, and an I/O devices region. However, Brown discloses an external system memory region (Page 1, line29), a local storage aliases region (Page 6, line 16), a TLB region (Page 2, line 26), an MFC region (Page 5, lines 1-4), an operating system region (Page 10, line 6), and an I/O devices region (Page 2, line 32), which all select at least one of the regions from a memory map (Page 1, lines 23-24). It would have been obvious to one of ordinary skill in the art, having the teachings of the “Heterogeneous System” of McCrory and Brown’s “System” before him at the time the invention was made, to make the memory map include a plurality of regions, wherein at least one of the regions is selected from the group consisting of an external system memory region, a local storage aliases region, a TLB region, an MFC region,

Art Unit: 2186

an operating system region, and an I/O devices region, in order to be able to make the memory totally accessible by other heterogeneous processors.

10. Claim 11 is rejected under 35 U.S.C.103(a) as being unpatentable over Parrish et. al (US Patent 5,117,350), further in view of McCrory and Brown (NPL Doc “The Design of ARMphetamine 2”, by Julian Brown – henceforth known as “Brown”).

Parrish teaches the following limitations of claims 11:

Claim 11. (AMENDED) A method for sharing a memory between a plurality of heterogeneous processors, said method comprising: (*Column 4, lines 36-38*)

- receiving a memory request; (*Column 5, lines 13-17 – State that there are requests for allocation of memory*)
- allocating a first memory partition on the shared memory that corresponds to the memory request, the first memory partition accessible by one or more first processors that are adapted to process a first instruction set; and assigning a second memory partition on the shared memory to one or more second processors that are adapted to process a second instruction set. (*Column 16, lines 34-46 – Declare multiple memory partitions that all have separate processors and nodes that communicate and give instructions*)
- managing the first memory partition and the second memory partition using a common memory map. (*Column 12, lines 67-68 and Column 13, lines 1-2 – State that there are two partitions that are mapped*)

Parrish’s invention differs from the claimed invention in that there is no specific reference to any of the regions mentioned in the final limitations of the amended claim 11.

Parrish fails to teach the portion of claim 11 which states “wherein the common the memory map includes a plurality of regions, wherein at least one of the regions is selected from

the group consisting of an external system memory region, a local storage aliases region, a TLB region, an MFC region, an operating system region, and an I/O devices region”. However, Brown discloses an external system memory region (Page 1, line29), a local storage aliases region (Page 6, line 16), a TLB region (Page 2, line 26), an MFC region (Page 5, lines 1-4), an operating system region (Page 10, line 6), and an I/O devices region (Page 2, line 32), which all select at least one of the regions from a memory map (Page 1, lines 23-24). It would have been obvious to one of ordinary skill in the art, having the teachings of the “Memory Address Mechanism” of Parrish, the “Heterogeneous System” of McCrory and Brown’s “System” before him at the time the invention was made, to make the memory map include a plurality of regions, wherein at least one of the regions is selected from the group consisting of an external system memory region, a local storage aliases region, a TLB region, an MFC region, an operating system region, and an I/O devices region, in order to be able to make the memory totally accessible by other heterogeneous processors.

11. Claim 13 is rejected under 35 U.S.C.103(a) as being unpatentable over Parrish et. al (US Patent 5,117,350), further in view of McCrory and Brown (NPL Doc “The Design of ARMphetamine 2”, by Julian Brown – henceforth known as “Brown”).

Parrish teaches the limitations of claims 11 for the reasons above.

Parrish’s invention differs from the claimed invention in that there is no specific reference to a memory map.

Parrish fails to teach claim 13, which states “The method as described in claim 11 wherein one of the first processors includes an operating system whereby the first processor controls the common memory map.” However, McCrory’s invention discloses that “each

physical location in the memory space has an address which is common between the processors, which is the definition of a memory map (Page 13, lines 23-25). It would have been obvious to one of ordinary skill in the art, having the teachings of the “Memory Address Mechanism” of Parrish and McCrory’s “Heterogeneous System” before him at the time the invention was made, to allow a first processor to control the common memory map in order to have the primary device maintain control of the mapping for accuracy and consistency.

12. Claim 15 is rejected under 35 U.S.C.103(a) as being unpatentable over Parrish et. al (US Patent 5,117,350), further in view of McCrory and Brown (NPL Doc “The Design of ARMphetamine 2”, by Julian Brown – henceforth known as “Brown”).

Parrish teaches the limitations of claim 11 for the reasons above. Parrish also teaches that a processor is a Power PC, when he discloses the “Motorola chip” (Column 3, lines 7-25).

Parrish’s invention differs from the claimed invention in that there is no specific reference to the synergistic processing unit.

Parrish fails to teach claim 15, which states “The method as described in claim 11 wherein at least one of the first processors is a Power PC and wherein at least one of the second processors is included in a synergistic processing unit.” However, McCrory’s invention discloses the “Intel Pentium” 133 MHz and the “Intel X86”, which are examples of microprocessors (Page 8, lines 18-19). It would have been obvious to one of ordinary skill in the art, having the teachings of the “Memory Address Mechanism” of Parrish and McCrory’s “Heterogeneous System” before him at the time the invention was made, to state that a synergistic processing unit could be utilized, since microprocessors are the commonly used devices for computing.

13. Claim 16 is rejected under 35 U.S.C.103(a) as being unpatentable over Parrish et. al (US Patent 5,117,350), further in view of McCrory and Brown (NPL Doc “The Design of ARMphetamin 2”, by Julian Brown – henceforth known as “Brown”).

Parrish teaches the limitations of claims 11 and 15 for the reasons above.

Parrish’s invention differs from the claimed invention in that there is no specific reference to the synergistic processing unit.

Parrish fails to teach claim 16, which states “The method as described in claim 15 wherein the shared memory corresponds to the synergistic processing unit.” However, McCrory’s invention discloses the “Intel Pentium” 133 MHz and the “Intel X86”, which are examples of microprocessors (Page 8, lines 18-19). It would have been obvious to one of ordinary skill in the art, having the teachings of the “Memory Address Mechanism” of Parrish and McCrory’s “Heterogeneous System” before him at the time the invention was made, to state that a synergistic processing unit could be utilized, since microprocessors are the commonly used devices for computing.

14. Claim 17 is rejected under 35 U.S.C.103(a) as being unpatentable over Parrish et. al (US Patent 5,117,350), further in view of McCrory and Brown (NPL Doc “The Design of ARMphetamin 2”, by Julian Brown – henceforth known as “Brown”). Parrish teaches the limitations of Claim 17 as follows:

Claim 17. The method as described in claim 11 wherein at least one of the second processors uses a direct memory access controller for accessing the shared memory. (*Column 6, lines 27-29*)

Art Unit: 2186

15. Claim 18 is a computer program product including the same limitations of claim 11, and therefore is rejected under the same premises as claim 11.

16. Claims 20 and 24 rejected under 35 U.S.C.103(a) as being unpatentable over Parrish et. al (US Patent 5,117,350), further in view of McCrory and Brown (NPL Doc “The Design of ARMphetamine 2”, by Julian Brown – henceforth known as “Brown”). Parrish teaches the limitations of Claims 20 and 24 as follows:

Claim 20. (AMENDED) The computer program product as described in claim 18 wherein one of the first processors includes an operating system whereby the first processor controls the common memory map. (*Column 9, lines 14 – Define a memory map that needs to be controlled by some sort of processor*)

Claim 24. The computer program product as described in claim 18 wherein at least one of the second processors uses a direct memory access controller for accessing the shared memory. (*Column 6, lines 27-29*)

17. Claim 22 is rejected under 35 U.S.C.103(a) as being unpatentable over Parrish et. al (US Patent 5,117,350), further in view of McCrory and Brown (NPL Doc “The Design of ARMphetamine 2”, by Julian Brown – henceforth known as “Brown”).

Parrish teaches the limitations of claim 18 for the reasons above. Parrish also teaches that a processor is a Power PC, when he discloses the “Motorola chip” (Column 3, lines 7-25).

Parrish’s invention differs from the claimed invention in that there is no specific reference to the synergistic processing unit.

Parrish fails to teach claim 22, which states “The computer program product as described in claim 18 wherein at least one of the first processors is a Power PC and wherein at least one of the second processors is included in a synergistic processing unit.” However, McCrory’s

invention discloses the “Intel Pentium” 133 MHz and the “Intel X86”, which are examples of microprocessors (Page 8, lines 18-19). It would have been obvious to one of ordinary skill in the art, having the teachings of the “Memory Address Mechanism” of Parrish and McCrory’s “Heterogeneous System” before him at the time the invention was made, to state that a synergistic processing unit could be utilized, since microprocessors are the commonly used devices for computing.

18. Claim 23 is rejected under 35 U.S.C.103(a) as being unpatentable over Parrish et. al (US Patent 5,117,350), further in view of McCrory and Brown (NPL Doc “The Design of ARMphetamine 2”, by Julian Brown – henceforth known as “Brown”).

Parrish teaches the limitations of claims 18 and 22 for the reasons above.

Parrish’s invention differs from the claimed invention in that there is no specific reference to the synergistic processing unit corresponding to shared memory.

Parrish fails to teach claim 23, which states “The computer program product as described in claim 22 wherein the shared memory corresponds to the synergistic processing unit.” However, McCrory’s invention discloses the “Intel Pentium” 133 MHz and the “Intel X86”, which are examples of microprocessors (Page 8, lines 18-19). Also, McCrory states that “a shared memory may store data and applications programs for use by one or more processors (Page 8, lines 24-25). It would have been obvious to one of ordinary skill in the art, having the teachings of the “Memory Address Mechanism” of Parrish and McCrory’s “Heterogeneous System” before him at the time the invention was made, to state that a synergistic processing unit could be utilized and correspond to shared memory, since microprocessors are the commonly

used devices for computing and referencing the shared memory would allow for convenient and fast data retrieval.

19. Claim 25 is rejected under 35 U.S.C.103(a) as being unpatentable over Parrish et. al (US Patent 5,117,350), further in view of Foster et al. (US Patent 5,410,654), McCrory and Brown (NPL Doc “The Design of ARMphetamin 2”, by Julian Brown – henceforth known as “Brown”).

Parrish teaches the following limitations of claims 25:

Claim 25. (AMENDED) A memory shared by a plurality of heterogeneous processors, comprising: (*Column 4, lines 28-31*)

- and wherein the shared memory is accessible by one or more first processors that are adapted to process a first instruction set and access the memory. (*Column 16, lines 34-46 – Declare multiple memory partitions that all have separate processors and nodes that communicate and give instructions*

Parrish’s invention differs from the claimed invention in that there is no specific reference to non-private storage areas being included in a processor.

Parrish fails to teach the portion of claim 11 which states “the memory, wherein the memory includes one or more non-private storage areas, the non-private storage areas included in corresponding to one or more second processors that are adapted to process a second instruction set and access the memory”. However, Foster discloses “there is a disclosed multiprocessor system having a shared memory and a local memory for each processor” (Column 19, lines 19-22). It would have been obvious to one of ordinary skill in the art, having the teachings of the “Memory Address Mechanism” of Parrish, the “Interface” of Foster, the

“Heterogeneous System” of McCrory and Brown’s “System” before him at the time the invention was made, to combine the inventions so that a processor could have both a private and non-private memory stored upon it, so that a system which shares processors would have quicker processor access time.

20. Claim 26-29 are rejected under 35 U.S.C.103(a) as being unpatentable over Parrish et. al (US Patent 5,117,350), further in view of Foster et al. (US Patent 5,410,654), McCrory and Brown (NPL Doc “The Design of ARMphetamine 2”, by Julian Brown – henceforth known as “Brown”). Parrish teaches the limitations of Claims 26-29 as follows:

- Claim 26. The shared memory as described in claim 25 wherein each second processor further comprises:
- synergistic processing logic which uses private storage, the private storage not included in the shared memory; (*Column 14, lines 50-63 – State that there are partitions that are logically allocated within the system address space*)
  - and memory management logic for directly accessing the shared memory. (*Column 1, lines 36-39 – Declares a memory control logic that accesses data from shared memory*)
- Claim 27. The shared memory as described in claim 25 further comprising: memory mapping logic that corresponds to the shared memory, wherein the memory mapping logic is shared between the first processors and the second processors. (*Column 12, lines 43-50 – Declare that there is a hardware routing logic that gets information from the entries in the partition RAMs (from different processors), and address translation is done*)
- Claim 28. The shared memory as described in claim 27 further comprising: an operating system that operates on one of the first processors, the first processor controlling the memory mapping logic. (*Column 9, lines 14 –*

*Define a memory map that needs to be controlled by some sort of processor. Naturally, the logic is also controlled by the processor if the map itself is also controlled)*

- Claim 29. The shared memory as described in claim 25 wherein one of the first processors configures each of the non-private storage areas. (*Column 10, lines 34-40 – State that the Remote Global Memory can be configured*)

***Response to Arguments***

21. Applicant's arguments (filed March 10, 2006) with respect to claims 1-8, 11, 13, 15-18, 20, 22-29 have been considered but are moot in view of the previous, new and following ground(s) of rejection.
22. With regards to Claim 1, the Applicant alleges that "McCrory never discloses including a first processor type, a second processor type, and shared memory on one silicon substrate". In view of the AMENDED Claim 1, a new 35 U.S.C. 103(a) rejection has been made above. Therefore, the Applicant's argument is moot in view of the new prior art.
23. Claims 2-5 remain rejected due to their dependence on Claim 1.
24. With regards to Claim 11, the Applicant alleges that "Brown does not teach a common memory map that includes a plurality of regions that are used by both a first processor type and a second processor type". In view of the AMENDED Claim 11, a new 35 U.S.C. 103(a) rejection has been made above. Therefore, the Applicant's argument is moot in view of the new prior art.
25. The Applicant further alleges in regards to Claim 11, "the combination of Parrish and Brown does not result in a common memory map that includes a plurality of regions that are used by both a first processor type and a second processor type as claimed by Applicants. However, Parris discloses "Each node includes an industry standard digital computer (ISC) 113,

Art Unit: 2186

133 having its own private memory, identified as IPM in the memory table in the figure, that is connected to a local memory 114 134 via a VME bus 115, 135 and a VSB bus 116. 136, which together may be considered as a local computer bus. The local memory 114, 134 in the two nodes may be allocated to serve as ISC local memory (ILM) and may also provide a Distributed Common Memory and/or System Global Memory, identified as DCM and SGM, respectively, in the memory table in the figure. A Remote Global Memory (RGM) 140 provides a separate shared memory that is accessed by the nodes via the interconnect bus. The bus interface 117, 137 in each node provides access to Shared Global Memory and Remote Global Memory Partitions within each node's memory" (Column 8,lines 13-29). Therefore, the Applicant's argument is moot in view of the new prior art.

26. In reference to Claim 8, the Applicant makes the same allegations that have been made for Claim 1. Since Claim 1 has now been shown to be rejected, the Applicant's argument is moot in view of the new prior art.

27. In reference to Claim 25, the Applicant claims that Parrish's non-private memory is "external to ISC 113". However, the original claim stated that the non-private memory needed to correspond to the processor. The AMENDED claims read that the non-private memory needs to be included in the processor. Therefore, in view of the AMENDED Claim 25, the new 35 U.S.C. 103(a) rejection maintains that Claim 25 is rejected under Parrish, further in view of Forster.

28. Claims 13, and 15-17 remain rejected due to their dependence on rejected Claim 11.

29. Claims 20 and 22-24 remain rejected due to their dependence on rejected Claim 18.

30. Claims 26-29 remain rejected due to their dependence on rejected Claim 25.

31. In reference to Claim 6, the Applicant alleges that Parrish “never teaches or suggests a second processor including a private storage and a non-private storage”. However, in view of the new AMENDED scope of Claim 1 (from which Claims 1 and 4 depend), Foster does in fact teach the aforementioned limitation as can be seen in the above rejection for Claim 6. Therefore, the Applicant’s argument is moot in view of the new prior art.

32. Claim 7 remains rejected due to its dependence on rejected Claim 6.

***Conclusion***

33. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

34. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

35. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lev I. Iwashko whose telephone number is (571)272-1658. The examiner can normally be reached on Mon. - Thurs, from 8-6PM.

Art Unit: 2186

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571)272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Lev Iwashko



MATTHEW KIM  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2186